# Generate Verilog code
default:
	sbt "runMain empty.AxiMain"
